

\$02 – Register 02 – Plane A Name Table Location							
7	6	5	4	3	2	1	0
X	A	a	a	a	x	x	x
<b>Aaaa</b>	This 17-bit address, %Aaaa00000000, must be a multiple of \$2000 and shifted to the right 10 bits. For example, \$E000 >>10. "A" is only valid in 128K mode.						

\$03 – Register 03 – Window Name Table Location							
7	6	5	4	3	2	1	0
x	A	a	a	a	a	a	x
<b>Aaaaaa</b>	This 17-bit address, %Aaaaaa00000000, must be a multiple of \$0800 and shifted to the right 10 bits. For example, \$F800 >>10. "A" is only valid in 128K mode.						

\$04 – Register 04 – Plane B Name Table Location							
7	6	5	4	3	2	1	0
x	x	x	x	A	a	a	a
<b>Aaaa</b>	This 17-bit address, %Aaaa00000000, must be a multiple of \$2000 and shifted to the right 13 bits. For example, \$E000 >>13. "A" is only valid in 128K mode.						

\$05 – Register 05 – Sprite Attribute Table Location							
7	6	5	4	3	2	1	0
A	a	a	a	a	a	a	a
<b>Aaaaaaaa</b>	This 17-bit address, %Aaaaaaaa00000000, must be a multiple of \$0200 and shifted to the right 9 bits. For example, \$FE00 >>9. "A" is only valid in 128K mode.						

\$06 – Register 06 – Sprite Pattern Base Address							
7	6	5	4	3	2	1	0
x	x	A	x	x	x	x	x
<b>A</b>	This 17-bit address, %A0000000000000, must be a multiple of \$10000 and shifted to the right 11 bits. For example, \$10000 >>11. "A" is only valid in 128K mode.						

\$07 – Register 07 – Background Color							
7	6	5	4	3	2	1	0
x	x	P	P	P	P	P	P
<b>PPpppp</b>	PP is the palette number (0-3), and pppp is the palette index (0-15). Note that transparent color indices (0, 16, 32, and 48) can also be used and will display normally.						

Sprite Attribute Table Format																																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
<b>0-1</b>							y	y	y	y	y	y	y	y	y	y	y															
<b>2-3</b>					h	h	v	v		l	l	l	l	l	l	l																
<b>4-5</b>	r	P	P	y	x	n	n	n	n	n	n	n	n	n	n	n																
<b>6-7</b>							x	x	x	x	x	x	x	x	x	x	x															
<b>yyyyyyyyyy</b>	The sprite's Y position values are from 0 through 551, but the displayable values start at 128 and go up to 351 ( <b>V28</b> ) or 367 ( <b>V30</b> ) depending on vertical mode. When interlace mode 2 is enabled (to double vertical resolution) the sprite's Y position range doubles, with the displayable area starting at 256 to 703 ( <b>V28</b> ) or 735 ( <b>V30</b> ) depending on vertical mode.																															
<b>hhvv</b>	hh ↓	vv →	%00 = 1				%01 = 2				%10 = 3				%11 = 4																	
	%00 = 1		0	1				0	1				0	1				0	1													
	%01 = 2		0	1	2				0	2	3				0	3	4				0	4	5									
	%10 = 3		0	1	2	3				0	2	4	5				0	3	6	7				0	4	8	9					
	%11 = 4		0	1	2	3	4				0	2	4	6	7				0	3	6	9	A				0	4	8	C	D	
<b>llllll</b> 0-63 in H32 0-79 in H40	The link field points to the <i>next</i> sprite entry to draw; the <b>last sprite's</b> link field <i>must</i> be set to 0. The VDP will draw the sprite, then go on to draw the next one indicated by the link. Sprites that come <i>later</i> in the linked list have higher "priority" – they will be drawn <i>above</i> any other previously drawn sprites. However, setting the priority flag r will cause sprite to be drawn above non-prioritized ones regardless.																															
<b>r</b>	Set priority to force appearance above all other non-prioritized sprites, or prioritized sprites at an earlier position in the linked list.																															
<b>PP</b>	The palette number allows displaying the sprite in one of four different palettes.																															
<b>y</b>	Set to flip the image vertically.																															
<b>x</b>	Set to flip the image horizontally.																															
<b>nnnnnnnnnnnn</b> 0-2047	Set the tile index of the sprite's desired pattern in VRAM. If composed of multiple tiles, patterns come from subsequent tiles (see above). Note that 2048 × 32 bytes (for each tile's pattern) = 64K, allowing you to use the entire VRAM for patterns.																															
<b>xxxxxxxxxx</b>	When a sprite's X position is set to 0, it can be used to mask all other sprites on that same scanline, so long as they have low priority. The range X values is 0 through 551, but the displayable X values begins at 128, up to 383 or 447, depending on horizontal mode.																															

\$00 – Register 00 – Mode Register 1							
7	6	5	4	3	2	1	0
0	0	LBE	HBI	0	1	HV0	DE
LBE		Left Border Extend. <b>Set</b> to blank leftmost 8-pixel wide tile-column.					
HBI		Horizontal Blank Interrupt. <b>Set</b> to generate a M68K level 4 interrupt every <i>n</i> th scanline.					
HV0 <i>aka M3</i>		<b>Set</b> to <i>stop</i> modifying the <b>H/V Counter</b> , the current location of the electron beam. <b>Reset</b> to actively update the counter.					
DE		Display Enable. See <i>Mode Register 2</i> . This is usually <b>0</b> . If <b>1</b> , it can be used to overlay video from the CSync pin.					

\$01 – Register 01 – Mode Register 2							
7	6	5	4	3	2	1	0
64K	DE	VBI	DMA	V30	MD	0	0
64K	<b>Set</b> to use an additional 64K of external VRAM.						
DE	Display Enable. <b>Set</b> to enable, <b>reset</b> to disable display. Use to perform quick art loading.						
VBI <i>aka IE0</i>	Vertical Blank Interrupt. <b>Set</b> to generate an M68K Level 6 interrupt at VBLANK.						
DMA	<b>Set</b> to allow DMA, <b>reset</b> to disable all DMA. This bit also masks <b>CD5</b> in the VDP control word if cleared (?).						
V30	<b>Set</b> for PAL-exclusive 30-tile (240 pixel) mode, <b>reset</b> for 28-tile (224 pixel) mode ( <b>V28</b> ).						
MD	<b>Set</b> for Mega Drive (Mode 5) video mode. <b>Reset</b> for Master System (Mode 4) video mode.						

\$0B – Register 11 – Mode Register 3							
7	6	5	4	3	2	1	0
0	0	0	0	TRI	V	H	H
TRI <i>aka IE2</i>		<b>Set</b> to generate a M68K Level 2 interrupt when any <i>TH</i> pin is pulled <i>high</i> , such as when a light gun's trigger is depressed.					
V		<b>Reset</b> for <i>whole-plane vertical scrolling</i> : one long in VSRAM for entire screen.					
		<b>Set</b> for <i>per-column vertical scrolling</i> : one long in VSRAM for each 16-pixel wide column on-screen. The <i>high</i> word scrolls Plane A, the <i>low</i> word Plane B.					
HH		<b>Set</b> to <b>%00</b> for <i>whole-plane horizontal scrolling</i> : one long in the Horizontal Scroll Table for entire screen.					
		<b>Set</b> to <b>%10</b> for <i>per-row horizontal scrolling</i> : one long in the Horizontal Scroll Table for each 8-pixel tall row on-screen.					
		<b>Set</b> to <b>%11</b> for <i>per-scanline horizontal scrolling</i> : one long in the Horizontal Scroll Table for each scanline (224 for V28, 240 for V30). The <i>high</i> word scrolls Plane A, the <i>low</i> word Plane B.					

\$0C – Register 12 – Mode Register 4							
7	6	5	4	3	2	1	0
V40	HSY	VSY	EXT	SHI	INT		V40
V40	<b>Set both</b> to use a 40 tile wide display ( <b>V40</b> ), <b>reset both</b> to use 32 tile wide display ( <b>V32</b> ).						
VSY	<b>Set</b> to replace the VSync with a pixel clock signal.						
HSY	Appears to do something related to horizontal sync, but function unknown.						
EXT	<b>Set</b> to <i>enable</i> external pixel bus and allow external hardware to generate color data.						
SHI	<b>Set</b> to <i>enable</i> shadow/highlight mode, a special mode to allow for more colors on-screen.						
INT	<b>Set</b> to <b>%00</b> for no interlace. <b>Set</b> to <b>%01</b> for interlace. <b>Set</b> to <b>%11</b> for interlace at double resolution.						

\$0A – Register 10 – Horizontal Interrupt Counter							
7	6	5	4	3	2	1	0
H	H	H	H	H	H	H	H
HHHHHHHH		If <i>Mode Register 1</i> 's <b>HBI</b> flag is set, a M68K Level 4 interrupt will fire every <b>HHHHHHHH</b> scanlines. <b>Note</b> that a delay is caused because the internal counter is reloaded only at the top of the screen and when it reaches zero, but <i>not</i> when the register is written to.					

\$0D – Register 13 – Horizontal Scroll Data Location							
7	6	5	4	3	2	1	0
x	A	a	a	a	a	a	a
Aaaaaaa		This 17-bit address, <b>%A aaaa aa00 0000 0000</b> , must be a multiple of \$400 and shifted to the right 10 bits. For example, <b>\$FC00 &gt;&gt;10</b> . "A" is only valid in 128K mode.					

\$12 – Register 18 – Window Plane Vertical Position							
7	6	5	4	3	2	1	0
DWN	x	x	WVP				
DWN		Sets the direction to move the window plane vertically: <b>%0</b> means <i>up</i> , while <b>%1</b> means <i>down</i> .					
WVP		Sets how many 2-tile-height rows to move the window plane vertically in the direction specified by <b>DWN</b> .					

\$11 – Register 17 – Window Plane Horizontal Position							
7	6	5	4	3	2	1	0
RGT	x	x	WHP				
RGT		Sets the direction to move the window plane horizontally: <b>%0</b> means <i>left</i> , while <b>%1</b> one means <i>right</i> .					
WHP		Sets how many 2-tile-width columns to move the window plane horizontally in the direction specified by <b>RGT</b> .					

\$0E – Register 14 – Name Table Pattern Base Address							
7	6	5	4	3	2	1	0
x	x	x	<b>B</b>	x	x	x	<b>A</b>
<b>B</b>		For <b>Plane B</b> : this 17-bit address, % <b>B</b> 0000 0000 0000 0000, must be a multiple of <b>\$10000</b> and shifted to the right <b>12</b> bits. For example, \$10000>>12. “ <b>B</b> ” is only valid in 128K mode.					
<b>A</b>		For <b>Plane A</b> and <b>Window</b> : this 17-bit address, % <b>A</b> 0000 0000 0000 0000, must be a multiple of \$10000 and shifted to the right 16 bits. For example, \$10000 >> 16. “ <b>A</b> ” is only valid in 128K mode.					

\$0F – Register 15 – Auto-Increment Value							
7	6	5	4	3	2	1	0
<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>
<b>VVVVVVV</b>		Sets the 8-bit value to add after a VRAM data access. This value is most often set to 2.					

\$10 – Register 16 – Plane Size							
7	6	5	4	3	2	1	0
x	x	<b>VSZ</b>		x	x	<b>HSZ</b>	
<b>VSZ</b>		VSZ sets the vertical size of both Plane A and Plane B.					
<b>HSZ</b>		HSZ sets the horizontal size of <b>both</b> Plane A and Plane B.					
Set to % <b>00</b> for <b>32</b> tiles; Set to % <b>01</b> for <b>64</b> tiles; Set to % <b>11</b> for <b>128</b> tiles. Dimensions can <b>never</b> equal <b>8,192 or higher</b> . For example, dimensions <b>128x128</b> (16,384) or <b>64x128</b> (8,192) are not valid.							

VDP I/O Memory Map			
\$C00000	Data Port	\$C0000E	(Mirror)
\$C00002	(Mirror)	\$C00011	SN76489 PSG
\$C00004	Control Port	\$C00013	(Mirror)
\$C00006	(Mirror)	\$C00015	(Mirror)
\$C00008	H/V Counter	\$C00017	(Mirror)
\$C0000A	(Mirror)	\$C0001C	“Disable”/Debug
\$C0000C	(Mirror)	\$C0001E	(Mirror)
Note that the <b>data</b> and <b>control</b> ports are only a <i>word</i> wide, but mirrored to allow for more efficient <i>longword</i> writes (rather than <i>two word</i> writes to the same address).			

Name Table Entry Format															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>r</b>	<b>P</b>	<b>P</b>	<b>y</b>	<b>x</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>	<b>n</b>
<b>r</b>			Set priority to force appearance above non-prioritized tiles on other planes, or prioritized tiles on planes below in the normal priority ordering.												
<b>PP</b>			The palette number allows displaying the tile in one of four different palettes.												
<b>y</b>			Set to flip the image vertically.												
<b>x</b>			Set to flip the image horizontally.												
<b>nnnnnnnnnn</b> <b>0-2047</b>			Set the tile index of the tile’s desired pattern in VRAM. Note that 2048 × 32 bytes (for each tile’s pattern) = 64K, allowing you to use the entire VRAM for patterns.												

\$C00004 – VDP Control Port Read – VDP Status Register (Part 1)															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	1	<b>EMP</b>	<b>FUL</b>	<b>VIP</b>	<b>SOV</b>	<b>SCO</b>	<b>ODD</b>	<b>VB</b>	<b>HB</b>	<b>DOP</b>	<b>PAL</b>
<b>EMP</b> <b>FUL</b>		If the <i>FIFO</i> is empty, <b>EMP</b> will be set. If the <i>FIFO</i> is full, <b>FUL</b> will be set. If the <i>FIFO</i> has items but is not full, both <b>EMP</b> and <b>FUL</b> will be clear. The <i>FIFO</i> can hold 4 16-bit words for the VDP to process. If the M68K attempts to write another word once the FIFO is full, it will be frozen until the first word can be delivered.													
<b>VIP</b>		Set if a vertical interrupt has occurred, approximately at line 224. It seems to be cleared at the end of the frame.						<b>SOV</b>		<b>Sprite Overflow</b> . Set if more than <i>16 sprites</i> in <b>H32</b> mode, or <i>20 sprites</i> in <b>H40</b> mode are on a single scanline.					
<b>SCO</b>		<b>Sprite Collision</b> . <b>Set</b> if any sprites have non-transparent pixels overlapping, <b>cleared</b> after a read to the <b>VDP Status Register</b> .						<b>ODD</b>		Set if the VDP is currently showing an odd-numbered frame while Interlace Mode is enabled.					
<b>VB</b>		Returns the real-time status of the VBLANK signal. Presumably set on line 224 and cleared at 255.						<b>HB</b>		Returns the real-time status of the HBLANK signal.					

Priority Order – Lowest to Highest	
1. Backdrop color	
2. Plane B with priority bit clear	6. Plane B with priority bit set
3. Plane A with priority bit clear	7. Plane A with priority bit set
4. Sprites with priority bit clear	8. Sprites with priority bit set
5. Window Plane with priority bit clear	9. Window Plane with priority bit set

§13 – Register 19 – DMA Length Low							
7	6	5	4	3	2	1	0
L	L	L	L	L	L	L	L
LLLLLLLL		The <b>low</b> byte of the DMA length. <i>Note</i> that a DMA length of 0 will be treated as a length of 65,536 bytes.					

§15 – Register 21 – DMA Source Low							
7	6	5	4	3	2	1	0
L	L	L	L	L	L	L	L
LLLLLLLL		The <b>low</b> byte of bits #1-#23 of the DMA source address. Bit #0 is unspecifiable and always 0.					

§14 – Register 20 – DMA Length High							
7	6	5	4	3	2	1	0
H	H	H	H	H	H	H	H
HHHHHHHH		The <b>high</b> byte of the DMA length. <i>Note</i> that a DMA length of 0 will be treated as a length of 65,536 bytes.					

§16 – Register 22 – DMA Source Middle							
7	6	5	4	3	2	1	0
M	M	M	M	M	M	M	M
MMMMMMMM		The <b>middle</b> byte of bits #1-#23 of the DMA source address. Bit #0 is unspecifiable and always 0.					

Setting up DMA – M68K->VRAM
<ol style="list-style-type: none"> <li>1. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>1</b>.</li> <li>2. Set <b>Auto-Increment Value</b> (Register #15) to <b>2</b>.</li> <li>3. Set <b>DMA Length</b> (Registers #19-#20).</li> <li>4. Set <b>DMA Source Address</b> (Registers #21, #22, and #23) and <b>DMD</b> to <b>%0H</b> for <i>M68K-&gt;VRAM</i>.</li> <li>5. Set <b>VRAM Destination Address</b> by writing each word <i>separately</i> (not as one longword) to <b>VDP Control Port</b>. The second write <i>must</i> come from memory, so store to and then move from any RAM location (e.g., <code>move .w #\$xxxx, (some_addr) + move .w (some_addr), (\$C00004)</code>). Set <b>CD0-CD2</b> to <i>VRAM, CRAM, or VSRAM write mode</i> and set <b>CD3-CD5 = %100</b>.</li> <li>6. VDP gets the CPU bus. DMA starts and finishes. VDP releases the CPU bus.</li> <li>7. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>0</b>.</li> </ol>

§17 – Register 23 – DMA Source High							
7	6	5	4	3	2	1	0
0	H	H	H	H	H	H	H
DMD							
HHHHHHHH		The <b>high</b> byte of bits #1-#23 of the DMA source address. Bit #0 is unspecifiable and always 0.					
DMD		<p><b>Set to %0H</b> for DMA <i>M68K-&gt;VRAM</i>: VDP will copy data from the source address to the destination address in <i>VRAM, CRAM, or VSRAM</i>.</p> <p><b>Set to %10</b> for DMA <i>fill</i>: VDP will fill the specified destination address with the next word written to the VDP Data Port.</p> <p><b>Set to %11</b> for DMA <i>copy</i>: VDP will copy a block of VRAM from the source address to the destination address.</p>					

Setting up DMA – VRAM Fill
<ol style="list-style-type: none"> <li>1. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>1</b>.</li> <li>2. Set <b>Auto-Increment Value</b> (Register #15) to <b>1</b>.</li> <li>3. Set <b>DMA Length</b> (Registers #19-#20), <i>minus 1</i>.</li> <li>4. Set <b>DMD of DMA Source Address High</b> (Register #23) to <b>%10</b> for <i>VRAM Fill</i>.</li> <li>5. Set <b>VRAM Destination Address</b> by writing to <i>VDP Control Port</i>. Set <b>CD0-CD5</b> to <b>%100001</b>. Write a word-sized <i>fill character</i> to the <b>VDP Data Port</b>.</li> <li>6. DMA starts. M68K continues to process, but can't access VDP except for: <i>PSG, H/V counter, and the VDP Status Register</i>.</li> <li>7. Wait for <b>DOP of VDP Status Register</b> to be <b>0</b>.</li> <li>8. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>0</b>.</li> </ol>

Setting up DMA – VRAM Copy
<ol style="list-style-type: none"> <li>1. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>1</b>.</li> <li>2. Set <b>Auto-Increment Value</b> (Register 15) to <b>1</b> (other values possible to achieve different effects).</li> <li>3. Set <b>DMA Length</b> (Registers #19-#20).</li> <li>4. Set <b>DMA Source Address</b> (Registers #21, #22, and #23) and <b>DMD</b> to <b>%11</b> for <i>VRAM copy</i>. Set <b>unused bits</b> of Register #23 to <b>0</b> (<i>VRAM source can only be 16 bits</i>).</li> <li>5. Set the <b>VRAM Destination Address</b> by writing to <b>VDP Control Port</b>. Set <b>CD0-CD5</b> to <b>%110000</b>.</li> <li>6. DMA starts. M68K continues to process, but can't access VDP except for: <i>PSG, H/V counter, and the VDP Status Register</i>.</li> <li>7. Wait for <b>DOP of VDP Status Register</b> to be <b>0</b>.</li> <li>8. Set <b>DMA of Mode Register 2</b> (Register #1) to <b>0</b>.</li> </ol>

§C00004 – VDP Control Port Write – Set VRAM Address															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CD1	CD0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	0	A15	A14
A0-A15		The 16-bit VRAM address to be <i>read</i> (source) or <i>written</i> to (destination).													
CD0-CD5		%000000 for VRAM <i>read</i> .				%001000 for CRAM <i>read</i> .				%000100 for VSRAM <i>read</i> .					
		%000001 for VRAM <i>write</i> .				%000011 for CRAM <i>write</i> .				%000101 for VSRAM <i>write</i> .					

§C00004 – VDP Control Port Read – VDP Status Register (Part 2)															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	1	EMP	FUL	VIP	SOV	SCO	ODD	VB	HB	DOP	PAL
DOP		Set during DMA operation. This is only useful for fills and copies, since the M68K is frozen during M68K to VRAM transfers.						PAL		Set if display is PAL, possibly from having 240-line display enabled. The same information is in the version register.					